Welcome![Sign In][Sign Up]
Location:
Search - FFT FPGA

Search list

[Other resourceFFT-FPGA

Description: 16位定点FFT-DSP的FPGA实现,相关代码和实用说明
Platform: | Size: 3834691 | Author: 杨合 | Hits:

[Other resourceFPGA-FFT

Description: 说明如何在FPGA中实现FFT-on how to achieve the FFT FPGA
Platform: | Size: 60790 | Author: 风香甜 | Hits:

[Embeded-SCM DevelopFPGA的FFT源程序(VHDL)

Description: 采用 VHDL 语言编写 FPGA 上实现 FFT 源程序
Platform: | Size: 391506 | Author: sun7784@126.com | Hits:

[VHDL-FPGA-VerilogFPGA 做的音频信号分析仪

Description: 使用 Xilinx 的 FPGA 做的音频信号分析仪,附详细说明及 VHDL 源程序.
Platform: | Size: 17190667 | Author: xyz543 | Hits:

[VHDL-FPGA-Verilogfft

Description: 基4快速傅里叶变换,涉及cordic算法,可以用来学习-fft
Platform: | Size: 82944 | Author: sun | Hits:

[VHDL-FPGA-VerilogFFT

Description: FPGA嵌入式 fft 用FPGA实现FFT算法-FPGA fft
Platform: | Size: 2048 | Author: asd | Hits:

[Other_used

Description: 在分析了快速傅里叶算法理论的基础上,提出了一种频率抽取基4FFT的FPGA设计方案,针对现有FFT的 FPGA实现过程中蝶形运算需要频繁乘以多个旋转因子提出了改进方法,减少了旋转因子的乘法次数和存储空间,加快了蝶 形运算的速度,设计的地址映射方法,无需运算即可得到所需数据的存放地址,并结合采用乒乓结构和流水线方式,来提高 快速傅里叶变换(FFT)FPGA实现的速度,为实现FFT算法提供了一定的参考价值。-In the analysis of the fast Fourier algorithm based on the theory proposed a frequency extraction 4FFT FPGA-based design, the FPGA implementation for existing FFT butterfly operations that require frequent during the rotation factor multiplied by the number of proposed improved method , reducing the number of twiddle factor multiplication and storage space, speed up the butterfly computing speed, design, address mapping method, the required data can be obtained without computing the storage address and a combination of ping-pong structure and assembly line methods to increase rapidly Fourier Transform (FFT) FPGA to achieve the speed, in order to achieve the FFT algorithm provides a certain reference value.
Platform: | Size: 376832 | Author: wk | Hits:

[OtherFFT

Description: 该源码是fft的Veriloghdl实现,通过FPGA下载验证通过,读者可以使用-The source is the fft of Veriloghdl achieved by FPGA download is validated, the reader can use
Platform: | Size: 9330688 | Author: 雪晨 | Hits:

[VHDL-FPGA-Verilogfft(VHDL)

Description: 该源码是fft的VHDL实现,通过FPGA下载验证通过-The source is the fft of the VHDL implementation, through verification by FPGA download
Platform: | Size: 3090432 | Author: demoranger | Hits:

[source in ebookfpga---fft

Description: 基于FPGA的FFT算法实现-fast fourier tansfer realize
Platform: | Size: 1097728 | Author: 倦怠怪兽 | Hits:

[OtherFFTVHDL

Description: fft正反变换源程序代码,经过编译可以直接用-fft fpga vhdl
Platform: | Size: 275456 | Author: 孙虎 | Hits:

[VHDL-FPGA-Verilogfft

Description: 用FPGA编程实现fft算法,在maxplus2环境下实现,好用-Fft algorithm with FPGA programming, in maxplus2 environment to achieve, easy to use! !
Platform: | Size: 2048 | Author: | Hits:

[Software EngineeringRAM-FPGA-FFT

Description: 内嵌RAM的种类,在FFT中的应用,以及仿真验证及应用-Types of embedded RAM, the FFT application
Platform: | Size: 125952 | Author: Dean | Hits:

[VHDL-FPGA-Verilogfft

Description: 用Verilog语言实现 fpga 上的 fft功能-The fft function to achieve fpga
Platform: | Size: 2048 | Author: linux | Hits:

[VHDL-FPGA-Verilogfft

Description: FFT algorithm VHDL FPGA-FFT algorithm VHDL FPGA
Platform: | Size: 2048 | Author: 任静 | Hits:

[VHDL-FPGA-VerilogHigh-Speed-FFT

Description: 优秀硕士论文,课题采用现场可编程门阵列((FPGA),设计实现了一种超高速FFT处理器。目前,使用FPGA实现FFT多采用基2和基4结构,随着FPGA规模的不断扩大,使采用更高基数实现FFT变换成为可能。本课题就是采用Alter的Stratix II芯片完成了基16-FFT处理器的设计。在设计实现过程中,以基2-FFT搭建基16-FFT的运算核,合理安排时序,解决了碟形运算、数据传输和存储操作协调一致的问题。由于采用流水线工作方式,使整个系统的数据交换和处理速度得以很大提高。本设计实现了4096点和256点的变换,两个内部运算时钟都可以达到1 OOMHz以上,其中256点变换的数据吞吐率高达1.36GHz -a design of ultra high speed FFT processor based onFPGA is developed in this paper. At present we always use radix-2 and radix-4 tocarry out FFT. When the scale of FPGA is panding,it s possible to implement higher radix FFT. This topic uses Stratix II of Altera company to carry out a processor of radix一16 FFT.In this design, radix-16 FFT is carried out by radix-2FFT, The design uses rational time sequence arrangement to make butterflycomputing,data transformation and memory coincide.In order to avoid the bottleneck,pipeline pattern is used,this method acceletates the operating.Thescheme realizes the 4096-points and 256-points FFT, their operation clocks canboth reach above 100MHz. Among them ,the throughput of 256-points FFT is up to1.36GHz.
Platform: | Size: 3759104 | Author: 陈子牙 | Hits:

[VHDL-FPGA-VerilogDigital-Signal-Processing-with-FPGA

Description: FPGA结合DSP设计,如FIR、IIR滤波器,CORDIC算法,多重采样率信号处理,FFT,有对应的VHDL/Verilog 代码code-FPGA Combines with DSP, FIR 、IIR Digital Filters,CORDIC,FFT,Adaptive Filters,VHDL/Verilog code
Platform: | Size: 10501120 | Author: rickdecent | Hits:

[VHDL-FPGA-Verilogfft fpga

Description: please copy this file very very good source code!!!!
Platform: | Size: 60416 | Author: jmc1988625 | Hits:

[OtherFFT v1

Description: IP core fft verilog code example
Platform: | Size: 5766144 | Author: mrv | Hits:

[VHDL-FPGA-Verilogfft-dit-fpga-master

Description: 快速傅里叶变换verilog代码。时域抽取(the code of fft in verilog. DIT algorithm)
Platform: | Size: 26624 | Author: slplion | Hits:
« 1 23 4 5 6 7 8 9 10 ... 18 »

CodeBus www.codebus.net